07-17-09 Fetch

From Msim

Jump to: navigation, search

Within fetch, if we miss into the I-cache or I-tlb, the current fetch should stop and incur delay penalties.
The "continue" (bolded below) was missing.

                       //I-cache/I-TLB miss? assumes I-cache hit >= I-TLB hit (assuming 1 cycle)
                       if(lat != cores[core_num].cache_il1_lat)
                               /* I-cache miss, block fetch until it is resolved */
                               contexts[context_id].fetch_issue_delay += lat - 1;
Personal tools